Appl.No. 09/617,450 Amdt. dated October 1, 2004 Reply of Office Action of May 20, 2004

AMENDMENTS TO THE CLAIMS

Claims 1-12 were amended in the Preliminary Amendment filed July 17, 2000.

Claims 1-12 are currently pending. Please cancel claims 1-7 and 10-12 without prejudice or disclaimer in the subject matter and amend claim 8 as set forth in the following listing of the claims.

1-7 (canceled)

8. (currently amended) The method as claimed in claim 5, A method for modulating a basic clock signal for digital circuits, in which distances between adjacent switching edges are altered, the basic clock signal being conducted via a changing number of delay units for altering the distances between the adjacent switching edges, said method comprising the step of calibrating delay times of the delay units (D1-Dn), wherein the delay units (D1-Dn) each have a plurality of delay elements (10) which are controlled to impart zero delay or a non-zero value of delay to a clock signal individually or in delay groups of the display elements; wherein the respective distance a random number between two adjacent switching edges is derived from numbers of a

random number generator: and wherein the distance between two
successive switching edges is derived as a function of the random
number and a modulation factor.

9. (previously presented) The method as claimed in claim 8, further comprising the step of calculating the position of a switching edge (a $_{1+1}$) succeeding a switching edge (a_i) [is calculated] as follows:

$$a_{i+1} = (a_1 + p - (\frac{N-1}{2} - Z_{i+1}) K) \mod p$$

where

- p represents the number of delay steps per half-period_
- N represents the number of possible switching edges_
- K represents the modulation factor, and
- Z represents the random number.

10-12 cancelled